Current collapse effects in an Al 0.25 Ga 0.75 N/GaN HFET have been investigated under pulsed bias conditions, and a detailed investigation of current responses to changes in drain or gate bias voltage (drain-lag and gate-lag, respectively) has been performed. Three components of transient current response to changes in drain and gate bias voltages are distinguished. Surface treatment using KOH etching and the influence of pulsed bias conditions on threshold voltage are investigated to explore the origins of traps associated with each current transient component.
INTRODUCTION
AlGaN/GaN heterostructure field-effect transistors (HFET's) have attracted intense research interest due to their outstanding potential for operation at high power, high temperature, and high frequency [1] [2] [3] [4] . Despite the attainment of extremely high power densities and total power at microwave frequencies, the microwave power densities reported are often lower than those that would be expected based on measured direct-current (dc) current-voltage (I-V) characteristics [3, 4] . Reductions in current flow, i.e. current collapse, and power have also been observed under pulsed bias conditions in GaN field-effect transistors (FET's) and high-electron-mobility transistors (HEMT's), and were attributed to traps in these devices [5, 6] . A detailed assessment of these effects and characterization of the relevant trap states is crucial for optimization of nitride transistor performance.
EXPERIMENT
The HFET structure employed in this study was grown on a c-plane (0001) sapphire substrate by low-pressure metalorganic vapor phase epitaxy, and consisted of a 300 Å nominally undoped Al 0.25 Ga 0.75 N barrier layer grown on a 3 µm undoped highly resistive GaN layer. A twodimensional electron gas (2DEG) is formed at the Al 0.25 Ga 0.75 N/GaN interface due to the presence of polarization charges [7] and background doping in the Al 0.25 Ga 0.75 N layer. Transistors were fabricated using Ti/Al to form the source and drain Ohmic contacts and Ni/Au to form the gate Schottky contact. In these devices, the gate length is 1 µm, the gate width is 25 or 50 µm, the source-drain spacing is 3 µm, and the gate-drain spacing is approximately 1 µm. A more detailed description of the fabrication and dc characterization of these devices can be found elsewhere [8] .
I-V characteristics of these devices were measured under both dc and pulsed bias conditions. Significant current collapse effects were observed under both pulsed drain and pulsed gate bias conditions. The mechanisms responsible for the observed current collapse effects were studied by measuring the drain-current transient response to changes in drain bias or gate bias voltage  so-called "drain-lag" or "gate-lag" effects, respectively. The influences of surface treatment with hot KOH solvent on the transient current response and of pulsed bias voltages on the threshold voltage were also investigated. These studies provided information concerning the locations of traps responsible for various transient current effects. In both cases, the pulse duration is 1 ms with a period of 10 ms. The base voltage for pulsed drain bias is 20 V, and the base voltage for pulsed gate bias is -10 V. Significant current collapse under both pulsed drain and pulsed gate bias voltage conditions can be seen, consistent with the reported current collapse and power compression effects under ac conditions [3, 6, 9] . In order to distinguish between heating and trap effects in our pulsed drain bias voltage measurements, the pulsed bias measurements were also performed with additional illumination incident on the device; the results are shown by the dashed lines in Figure 1 . Under illumination, the I-V characteristics obtained under pulsed bias condition recover to nearly the levels observed in dc measurements, suggesting that the current collapse effects arise largely due to the presence of traps.
Drain lag and gate lag measurements
A typical drain lag measurement is depicted in Figure 2 The transient current responses observed here are similar to those previously measured in III-V compound semiconductor FET's [10] [11] [12] [13] , suggesting that charge trapping effects in our nitride devices may be analogous to those observed previously in other material systems. The "fast" and "slow" transient current components observed in our studies increase in amplitude with increasing V DS . The signs of these transient current components are consistent with trapping of electrons in deep-level states near the HFET channel, i.e., at the AlGaN surface, in the AlGaN barrier, at the AlGaN/GaN interface, or in the GaN buffer layer, in the region between the gate and drain contacts. Analogous effects and proposed charging mechanisms have been reported for InP-based HFET's [10] and GaAs FET's [11] . Concurrently, the application of large drainsource bias voltages can deplete normally-filled deep-level traps in the region between the gate and drain contacts, especially near the drain edge of the gate. The resulting positive charge will cause a transient current response similar to the "intermediate" transient observed upon reduction of V DS . Similar effects and proposed charge-trapping mechanisms have been reported for AlGaAs/GaAs HFET's [12, 13] . The observation in our studies that the "intermediate" transient response does not increase in amplitude with increasing V DS suggests that the trap states are located primarily in the AlGaN barrier, as simulations have indicated that the vertical potential distribution within the barrier at the drain edge of the gate varies little over the range of voltages employed in our measurements. Figure 4 shows the transient drain-current response to a change in V GS to 0 V at time t = 0 from negative values ranging from -1 V to -10 V, for a constant drain-source voltage V DS = 3 V, Figure 4 is consistent with the sign and physical mechanism proposed for the "intermediate" transient observed in the drain-lag measurement, as described above. For initial values of V GS below the threshold voltage, transient currents are observed that are consistent in sign and time scale with the "fast" and "slow" transients observed in response to changes in V DS . Furthermore, the variations in amplitude of the transient components observed in the gate-lag measurements shown in Figure 4 suggest that they arise from the same physical charge trapping mechanisms postulated to give rise to the transient response observed in the drain-lag measurements shown in Figure 3 .
Influence of surface treatment on current lag effects
In order to investigate the relationship between the observed transient current effects and surface properties of the Al 0.25 Ga 0.75 N/GaN HFET structure, some devices were etched in hot (~ 90°C) KOH:H 2 O (1 mol/L) solution for ~ 10 s. KOH solutions have been reported to etch the GaN surface oxidation layer and improve GaN/metal contact properties [14] . The drain-lag and gate-lag effects were measured both immediately after and two days after etching in the KOH solution. arises from traps in the AlGaN barrier layer, which should not be strongly affected by the KOH etch. Similarly, the observed behavior of the "slow" transient component suggests that it also arises from traps which are not strongly affected by KOH etch, and thus are likely to be located under the surface.
Threshold voltage under pulsed conditions
Further information about the location of the traps responsible for drain-lag and gate-lag effects can be obtained from influence of pulsed bias conditions on the threshold voltage. The saturated drain-current as a function of V GS was measured under dc, pulsed drain bias and pulsed gate bias conditions, respectively. The results are depicted in Figure 6 . In these measurements, the drain-source bias voltage is 8 V, with a pulse duration of 1 ms and a period of 10 ms. The base voltage for pulsed drain bias is 20 V, and the base voltage for pulsed gate bias is -10 V. It can be seen in Figure 6 that pulsed drain bias does not shift the threshold voltage relative to its value under dc bias conditions, while pulsed gate bias reduces the threshold voltage by ~ 0.15 V. This reduction in threshold voltage indicates that electrons are trapped in the vicinity of the channel for large negative gate bias voltages, which is consistent with the trapping behavior believed to be responsible for the "fast" and "slow" transient components in the gate lag effects. In a HFET, only charges located under the gate can cause a shift in threshold voltage. Thus, it appears that the traps contributing to the gate lag effects are at least partly located under the gate in the vicinity of the channel, while the traps contributing to the drain lag effects, which do not cause a significant change in the threshold voltage, are primarily located laterally in the region 
